Probe #d318950ac5 of ASUSTek TUF B450-PRO GAMING Desktop Computer

Log: cpuid

eax in eax ebx ecx edx 00000000 00000010 68747541 444d4163 69746e65 00000001 00870f10 02180800 7ef8320b 178bfbff 00000002 00000000 00000000 00000000 00000000 00000003 00000000 00000000 00000000 00000000 00000004 00000000 00000000 00000000 00000000 00000005 00000040 00000040 00000003 00000011 00000006 00000004 00000000 00000001 00000000 00000007 00000000 00000000 00000000 00000000 00000008 00000000 00000000 00000000 00000000 00000009 00000000 00000000 00000000 00000000 0000000a 00000000 00000000 00000000 00000000 0000000b 00000000 00000000 000000a0 00000002 0000000c 00000000 00000000 00000000 00000000 0000000d 00000000 00000000 00000000 00000000 0000000e 00000000 00000000 00000000 00000000 0000000f 00000000 00000000 00000000 00000000 00000010 00000000 00000000 00000000 00000000 80000000 80000020 68747541 444d4163 69746e65 80000001 00870f10 20000000 75c237ff 2fd3fbff 80000002 20444d41 657a7952 2039206e 30303933 80000003 32312058 726f432d 72502065 7365636f 80000004 20726f73 20202020 20202020 00202020 80000005 ff40ff40 ff40ff40 20080140 20080140 80000006 48006400 68006400 02006140 02009140 80000007 00000000 0000001b 00000000 00006799 80000008 00003030 010cb657 00007017 00010000 80000009 00000000 00000000 00000000 00000000 8000000a 00000001 00008000 00000000 0013bcff 8000000b 00000000 00000000 00000000 00000000 8000000c 00000000 00000000 00000000 00000000 8000000d 00000000 00000000 00000000 00000000 8000000e 00000000 00000000 00000000 00000000 8000000f 00000000 00000000 00000000 00000000 80000010 00000000 00000000 00000000 00000000 80000011 00000000 00000000 00000000 00000000 80000012 00000000 00000000 00000000 00000000 80000013 00000000 00000000 00000000 00000000 80000014 00000000 00000000 00000000 00000000 80000015 00000000 00000000 00000000 00000000 80000016 00000000 00000000 00000000 00000000 80000017 00000000 00000000 00000000 00000000 80000018 00000000 00000000 00000000 00000000 80000019 f040f040 00000000 00000000 00000000 8000001a 00000006 00000000 00000000 00000000 8000001b 000003ff 00000000 00000000 00000000 8000001c 00000000 00000000 00000000 00000000 8000001d 00000000 00000000 00000000 00000000 8000001e 00000002 00000101 00000000 00000000 8000001f 0001000f 0000016f 000001fd 00000001 80000020 00000000 00000000 00000000 00000000 Vendor ID: "AuthenticAMD"; CPUID level 16 AMD-specific functions Version 00870f10: Family: 15 Model: 1 [] Standard feature flags 178bfbff: Floating Point Unit Virtual Mode Extensions Debugging Extensions Page Size Extensions Time Stamp Counter (with RDTSC and CR4 disable bit) Model Specific Registers with RDMSR & WRMSR PAE - Page Address Extensions Machine Check Exception COMPXCHG8B Instruction APIC SYSCALL/SYSRET or SYSENTER/SYSEXIT instructions MTRR - Memory Type Range Registers Global paging extension Machine Check Architecture Conditional Move Instruction PAT - Page Attribute Table PSE-36 - Page Size Extensions 19 - reserved MMX instructions FXSAVE/FXRSTOR 25 - reserved 26 - reserved 28 - reserved Generation: 15 Model: 1 Extended feature flags 2fd3fbff: Floating Point Unit Virtual Mode Extensions Debugging Extensions Page Size Extensions Time Stamp Counter (with RDTSC and CR4 disable bit) Model Specific Registers with RDMSR & WRMSR PAE - Page Address Extensions Machine Check Exception COMPXCHG8B Instruction APIC SYSCALL/SYSRET or SYSENTER/SYSEXIT instructions MTRR - Memory Type Range Registers Global paging extension Machine Check Architecture Conditional Move Instruction PAT - Page Attribute Table PSE-36 - Page Size Extensions 20 - reserved AMD MMX Instruction Extensions MMX instructions FXSAVE/FXRSTOR 25 - reserved 26 - reserved 27 - reserved 29 - reserved Processor name string: AMD Ryzen 9 3900X 12-Core Processor L1 Cache Information: 2/4-MB Pages: Data TLB: associativity 255-way #entries 64 Instruction TLB: associativity 255-way #entries 64 4-KB Pages: Data TLB: associativity 255-way #entries 64 Instruction TLB: associativity 255-way #entries 64 L1 Data cache: size 32 KB associativity 8-way lines per tag 1 line size 64 L1 Instruction cache: size 32 KB associativity 8-way lines per tag 1 line size 64 L2 Cache Information: 2/4-MB Pages: Data TLB: associativity 16-way #entries 0 Instruction TLB: associativity 4-way #entries 0 4-KB Pages: Data TLB: associativity 16-way #entries 0 Instruction TLB: associativity 4-way #entries 0 size 2 KB associativity L2 off lines per tag 97 line size 64 Advanced Power Management Feature Flags Has temperature sensing diode Maximum linear address: 48; maximum phys address 48


Hardware for Linux and BSD

GitHub