Probe #245d470945 of Dell 0PV3YR A05 (PowerEdge T310)

Log: cpuid

eax in eax ebx ecx edx 00000000 0000000b 756e6547 6c65746e 49656e69 00000001 000106e5 02100800 0098e3fd bfebfbff 00000002 55035a01 00f0b0e4 00000000 09ca212c 00000003 00000000 00000000 00000000 00000000 00000004 1c004121 01c0003f 0000003f 00000000 00000005 00000040 00000040 00000003 00001120 00000006 00000003 00000002 00000001 00000000 00000007 00000000 00000000 00000000 9c000000 00000008 00000000 00000000 00000000 00000000 00000009 00000000 00000000 00000000 00000000 0000000a 07300403 00000044 00000000 00000603 0000000b 00000001 00000001 00000100 00000002 80000000 80000008 00000000 00000000 00000000 80000001 00000000 00000000 00000001 28100800 80000002 65746e49 2952286c 6f655820 2952286e 80000003 55504320 20202020 20202020 58202020 80000004 30333433 20402020 30342e32 007a4847 80000005 00000000 00000000 00000000 00000000 80000006 00000000 00000000 01006040 00000000 80000007 00000000 00000000 00000000 00000100 80000008 00003024 00000000 00000000 00000000 Vendor ID: "GenuineIntel"; CPUID level 11 Intel-specific functions: Version 000106e5: Type 0 - Original OEM Family 6 - Pentium Pro Model 30 - Intel Corei7 or Xeon processor, 45nm Stepping 5 Reserved 0 Extended brand string: "Intel(R) Xeon(R) CPU X3430 @ 2.40GHz" CLFLUSH instruction cache line size: 8 Initial APIC ID: 2 Hyper threading siblings: 16 Feature flags set 1 (CPUID.01H:EDX): bfebfbff: FPU Floating Point Unit VME Virtual 8086 Mode Enhancements DE Debugging Extensions PSE Page Size Extensions TSC Time Stamp Counter MSR Model Specific Registers PAE Physical Address Extension MCE Machine Check Exception CX8 COMPXCHG8B Instruction APIC On-chip Advanced Programmable Interrupt Controller present and enabled SEP Fast System Call MTRR Memory Type Range Registers PGE PTE Global Flag MCA Machine Check Architecture CMOV Conditional Move and Compare Instructions FGPAT Page Attribute Table PSE-36 36-bit Page Size Extension CLFSH CFLUSH instruction DS Debug store ACPI Thermal Monitor and Clock Ctrl MMX MMX instruction set FXSR Fast FP/MMX Streaming SIMD Extensions save/restore SSE Streaming SIMD Extensions instruction set SSE2 SSE2 extensions SS Self Snoop HT Hyper Threading TM Thermal monitor 31 Pending Break Enable Feature flags set 2 (CPUID.01H:ECX): 0098e3fd: SSE3 SSE3 extensions DTES64 64-bit debug store MONITOR MONITOR/MWAIT instructions DS-CPL CPL Qualified Debug Store VMX Virtual Machine Extensions SMX Safer Mode Extension EST Enhanced Intel SpeedStep Technology TM2 Thermal Monitor 2 SSSE3 Supplemental Streaming SIMD Extension 3 CX16 CMPXCHG16B xTPR Send Task Priority messages PDCM Perfmon and debug capability SSE4.1 Streaming SIMD Extension 4.1 SSE4.2 Streaming SIMD Extension 4.2 POPCNT POPCNT instruction Extended feature flags set 1 (CPUID.80000001H:EDX): 28100800 SYSCALL SYSCALL/SYSRET instructions XD-bit Execution Disable bit RDTSCP RDTSCP and IA32_TSC_AUX are available EM64T Intel Extended Memory 64 Technology Extended feature flags set 2 (CPUID.80000001H:ECX): 00000001 LAHF LAHF/SAHF available in IA-32e mode Old-styled TLB and cache info: 5a: Data TLB: 2MB or 4MB pages, 4-way set associative, 32 entries 03: Data TLB: 4KB pages, 4-way set assoc, 64 entries 55: Instruction TLB: 2MB or 4MB pages, fully assoc., 7 entries e4: 3rd-level cache: 8MB, 16-way set associative, 64-byte line size b0: Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries f0: 64-byte prefetching 2c: 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 21: 256-KB L2 (MLC), 8-way set associative, 64 byte line size ca: Shared 2nd-level TLB: 4-KB Pages, 4-way set associative, 512 entries 09: 1st-level instruction cache: 32KB, 4-way set assoc, 64 byte line size Processor serial: ... Deterministic Cache Parameters: index=0: eax=1c004121 ebx=01c0003f ecx=0000003f edx=00000000 > Data cache, level 1, self initializing > 64 sets, 8 ways, 1 partitions, line size 64 > full size 32768 bytes > shared between up to 2 threads > NB this package has up to 8 threads index=1: eax=1c004122 ebx=00c0003f ecx=0000007f edx=00000000 > Instruction cache, level 1, self initializing > 128 sets, 4 ways, 1 partitions, line size 64 > full size 32768 bytes > shared between up to 2 threads index=2: eax=1c004143 ebx=01c0003f ecx=000001ff edx=00000000 > Unified cache, level 2, self initializing > 512 sets, 8 ways, 1 partitions, line size 64 > full size 262144 bytes > shared between up to 2 threads index=3: eax=1c03c163 ebx=03c0003f ecx=00001fff edx=00000002 > Unified cache, level 3, self initializing > 8192 sets, 16 ways, 1 partitions, line size 64 > full size 8388608 bytes > shared between up to 16 threads


Hardware for Linux and BSD

GitHub